

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/657,898	09/09/2003	Thomas Steinecke	WMP-IFT-964	5647
24131 7	590 02/08/2005		EXAMINER	
LERNER AND GREENBERG, PA			CAO, PHAT X	
P O BOX 2480 HOLLYWOOD, FL 33022-2480			ART UNIT	PAPER NUMBER
			2814	·
			DATE MAILED: 02/08/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		ARC				
	Application No.	Applicant(s)				
Office Action Summany	10/657,898	STEINECKE ET AL.				
Office Action Summary	Examiner	Art Unit				
·	Phat X. Cao	2814				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	e correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	I36(a). In no event, however, may a reply be ly within the statutory minimum of thirty (30) o will apply and will expire SIX (6) MONTHS free, cause the application to become ABANDO	timely filed days will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 09 ∧	lovember 2004.					
	s action is non-final.					
3) Since this application is in condition for allowa	nce except for formal matters, p	prosecution as to the merits is				
closed in accordance with the practice under t	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-19 is/are pending in the application	ı <b>.</b>					
4a) Of the above claim(s) 18 and 19 is/are with	4a) Of the above claim(s) 18 and 19 is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-3,6-13,16 and 17</u> is/are rejected.						
7)⊠ Claim(s) <u>4,5,14 and 15</u> is/are objected to.						
8) Claim(s) are subject to restriction and/o	or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	er.					
10)☐ The drawing(s) filed on is/are: a)☐ acc	cepted or b) objected to by th	e Examiner.				
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct	, =::	•				
11) ☐ The oath or declaration is objected to by the E	xaminer. Note the attached Offi	ce Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
<ul> <li>12) △ Acknowledgment is made of a claim for foreign a) △ All b) ☐ Some * c) ☐ None of:</li> <li>1. △ Certified copies of the priority document</li> <li>2. ☐ Certified copies of the priority document</li> <li>3. ☐ Copies of the certified copies of the priority</li> </ul>	ts have been received. ts have been received in Applic	ation No				
application from the International Burea	u (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list	of the certified copies not recei	ved.				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summa					
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> </ul>	Paper No(s)/Mail 5) Notice of Informa	Date al Patent Application (PTO-152)				
Paper No(s)/Mail Date <u>9/9/03</u> .	6) Other:	,, ,				

Application/Control Number: 10/657,898 Page 2

Art Unit: 2814

#### **DETAILED ACTION**

#### Election/Restrictions

1. Applicant's election of Group I, claims 1-17 in the reply filed on 11/9/04 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

### Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3 and 6-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (US. 5,949,098) in view of Yonesaka (US. 6,696,712).

Regarding claims 1 and 6, Mori (Fig. 3) discloses an electronic device, comprising: a semiconductor chip (column 2, lines 7-9); the semiconductor chip having a plurality of metallization layers 370/350/330/310 and a plurality of insulation layers 360/340/320 configured alternately one above another on the active top side; the plurality of metallization layers having a plurality of voltage supply structures 310/330/350 (column 4, lines 39-53) or a plurality of signal line structures 371/372/373 (column 5, lines 1-6); the plurality of insulation layers 360/340/320 formed with a plurality of passage contacts 321/341/361 connecting the plurality of voltage supply structures or the plurality of signal line structures to the contact areas; the plurality of

Art Unit: 2814

metallization layers including topmost metallization layers 350/330/310 having area covering ones of the plurality of voltage supply structures; the topmost metallization layers 350/330/310 having ones of the plurality of passage contacts 321/341/361 connected to the contact areas; the topmost metallization layers 350/330/310 having at least a first one of the plurality of voltage supply structures 332 for a ground or low supply potential and a second one of the plurality of voltage supply structures 331 for a power or high supply potential (column 5, lines 40-49); the first one of the plurality of voltage supply structures 332 being insulated from the second one of the plurality of voltage supply structures 331; ones of the plurality of metallization layers, being configured underneath the topmost metallization layers, having one of the plurality of signal line structures 371/372/373 (column 5, lines 1-6); the first one of the plurality of voltage supply structures 332 of the topmost metallization layers 350/330/310 having a grid of supply interconnect 332 configured parallel to one another (see interconnects 332 in metallization layer 330), the second one of the plurality of voltage supply structures 331 of the topmost metallization layers 350/330/310 having a grid of supply interconnects 331 configured parallel to one another (see interconnects 331 arranged in metallization layer 330); and the grid of the first one of the plurality of voltage supply structures 332 being rotated parallel at zero angles to the grid of the second one of the plurality of voltage supply structures 331; wherein the supply interconnects 332 of the grid of the first one of the plurality of voltage structures 332 all have a ground supply potential that is different from the power supply potential of the supply interconnects 331 of the grid of the second one of the plurality of voltage supply structures 331.

Art Unit: 2814

Mori does not disclose that the semiconductor chip having active topside with a plurality of contact areas.

However, Yonesaka (Fig. 2) teaches the forming of a semiconductor chip having active topside with a plurality of contact areas 3a-3e, and the forming of the plurality of insulation layers formed with a plurality of passage contacts connecting the plurality of metallization layers to the plurality of contact areas 3a-3e of the active topside.

Accordingly, it would have been obvious to provide o an active top side of the semiconductor chip of Mori with a plurality of contact areas in order to provide the electrical contacts of the voltage supply lines/signal lines to the circuits formed in the substrate of the semiconductor chip, as taught by Yonesaka (see Fig. 2 and column 5, lines 56-63).

Regarding claim 2, Mori further discloses that the semiconductor chip includes an integrated circuit subdivided into a plurality of functional module regions 421 and 422 (see Fig. 4), and each one of the plurality of module regions 421 and 422 has a plurality of passage contacts connecting one of the plurality of contact areas to the first one of the plurality of voltage supply structures 332 and to the second one of the plurality of voltage supply structures 331 (see Fig. 3).

Regarding claim 3, as discussed in details above, the combination of Mori and Yonesaka substantially reads on the interconnect structures and the electrical connections as claimed. Yonesaka (Fig. 2) further teaches that the semiconductor chip having an integrated circuit formed near the active topside of the semiconductor

substrate 1. The combination of Mori and Yonesaka does not teach that the electrical connections are wired using place-route programs.

However, it would have been obvious to use place-route programs for wiring the electrical connections because this wiring technology is well known and commonly use for providing the arrangement of the electrical connections in each of the metallization planes of the integrated circuit (see "Background" of Applicant's invention, page 2)...

Regarding claim 7, Mori (Fig. 3) further discloses that ones of the plurality of insulation layers located between the topmost metallization layers 350/330/310 have a thickness dimensioned to provide an electrical capacitance c31/c32/c33 that is as high as possible with sufficient dielectric strength at areas of the topmost metallization layers that are configured one above another (column 5, lines 40-49).

Regarding claims 8-9, it would have been obvious to form the plurality of metallization layers and the insulation layers of Mori with the materials as claimed because such metallization materials (i.e., aluminum, copper) and insulation materials (i.e., silicon dioxide, silicon nitride) are well known and commonly used for providing the electrical interconnections and insulations in the interconnect structures.

Regarding claim 10, Mori (Fig. 6) further discloses that the supply interconnects of the grid of the first one of the plurality of voltage supply structures 613/614 have a thickness and a width that are greater than the thickness and the width of the interconnects of the plurality of signal line structures 651/652, and the supply interconnects of the grid of the second one of the plurality of voltage supply structures

Application/Control Number: 10/657,898

Art Unit: 2814

611/612 have a thickness and the width that are greater than the thickness and the width of the interconnects of the plurality of signal line structures 651/652.

4. Claims 11-13 and 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mori (US. 5,949,098) in view of Yonesaka (US. 6,696,712) and Chua et al (US. 6,825,553).

Regarding claims 11 and 16, as discussed in details above (see ground of rejection of claims 1 and 6 above), the combination of Mori and Yonesaka substantially reads on the above claims, including the forming of a plurality of module regions 421 and 422 configured below the topmost metallization layers (see Mori, Figs. 3-4).

Neither Mori nor Yonesaka disclose a semiconductor wafer having a plurality of semiconductor chip positions configured in rows and columns.

However, Chua (Fig. 4) teaches the forming of a semiconductor wafer having semiconductor chip positions 406 configured in rows and columns. Accordingly, it would have been obvious to form a plurality of semiconductor chip positions of Mori configured in rows and columns on a semiconductor wafer because the forming of chips on the wafer is well known and commonly used in the semiconductor wafer technology for forming a plurality of semiconductor chips at a same time, as taught by Chua (column 8, lines 44-60).

Regarding claim 12, , Mori further discloses that the semiconductor chip includes an integrated circuit subdivided into a plurality of functional module regions 421 and 422 (see Fig. 4), and each one of the plurality of module regions 421 and 422 has a plurality of passage contacts connecting one of the plurality of contact areas to the first one of

Application/Control Number: 10/657,898

Art Unit: 2814

the plurality of voltage supply structures 332 and to the second one of the plurality of voltage supply structures 331 (see Fig. 3).

Regarding claim 13, as discussed in details above, the combination of Mori and Yonesaka substantially reads on the interconnect structures and the electrical connections as claimed. Yonesaka (Fig. 2) further teaches that the semiconductor chip having an integrated circuit formed near the active topside of the semiconductor substrate 1. The combination of Mori and Yonesaka does not teach that the electrical connections are wired using place-route programs.

However, it would have been obvious to use place-route programs for wiring the electrical connections because this wiring technology is well known and commonly use for providing the arrangement of the electrical connections in each of the metallization planes of the integrated circuit (see "Background" of Applicant's invention, page 2)...

Regarding claim 17, Mori (Fig. 3) further discloses that ones of the plurality of insulation layers located between the topmost metallization layers 350/330/310 have a thickness dimensioned to provide an electrical capacitance c31/c32/c33 that is as high as possible with sufficient dielectric strength at areas of the topmost metallization layers that are configured one above another (column 5, lines 40-49).

## Allowable Subject Matter

5. Claims 4-5 and 14-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The prior art of record fails to disclose the supply interconnects of the grid of the

Application/Control Number: 10/657,898

Art Unit: 2814

first one of the plurality of voltage supply structures and the second one of the plurality of voltage supply structures each alternatively having different electrical supply

potentials.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phat X. Cao whose telephone number is (571) 272-

1703. The examiner can normally be reached on Monday - Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PC

February 3, 2005

PRIMARY EXAMINER

Page 8